Xiaoyi Shi Tsinghua University Beijing, China shi-xy24@mails.tsinghua.edu.cn Lin He* Tsinghua University Beijing, China he-lin@tsinghua.edu.cn

Yifan Yang Tsinghua University Beijing, China yangyifan0202@gmail.com Jiasheng Zhou Tsinghua University Beijing, China zhoujs24@mails.tsinghua.edu.cn

Ying Liu Tsinghua University Beijing, China liuying@cernet.edu.cn

CCS Concepts

• Networks → Programmable networks; *Middle boxes / network appliances*; Data center networks.

Keywords

Programmable Switch, Layer-7 Load Balancing

ACM Reference Format:

Xiaoyi Shi, Lin He, Jiasheng Zhou, Yifan Yang, and Ying Liu. 2025. Miresga: Accelerating Layer-7 Load Balancing with Programmable Switches. In Proceedings of the ACM Web Conference 2025 (WWW '25), April 28-May 2, 2025, Sydney, NSW, Australia. ACM, New York, NY, USA, 11 pages. https://doi.org/10.1145/3696410.3714809

1 Introduction

Modern online service providers utilize load balancing in cloud data centers to distribute traffic across large server clusters [5]. An online service usually receives traffic from outside the data center through one or a few virtual IPs (VIPs). Each server in the cluster is assigned an individual direct IP (DIP) address. The load balancers (LBs) distribute the traffic destined for VIPs to the servers and route it to specified servers based on pre-configured rules. However, the packet-level header checking and port selection performed by LBs introduce significant overhead to both throughput and latency. Therefore, the performance of the LB has a substantial impact on the quality of service.

With the increasing complexity of online services, layer-4 (L4) load balancing, which relies solely on IP/TCP header information, can no longer meet modern requirements. Layer-7 (L7) load balancing enables LBs to determine destination servers based on application-layer fields such as domain names or URI paths [5]. This approach provides finer granularity and enhanced security in load balancing.

Traditional L7 load balancing solutions can be broadly categorized into two types: software-based LBs, which operate on commercial servers, and hardware-based LBs, which run on fixed-function application-specific integrated circuits (ASICs). Software-based LBs [3, 6, 9] are constrained by CPU packet processing speeds and NIC bandwidth, requiring significant server scaling to manage high traffic volumes and numerous concurrent connections. Moreover, multiple flows compete for the limited CPU resources, leading to resource contention. Additionally, with Receive Side Scaling (RSS) enabled on most modern servers, individual flows are

Abstract

As online cloud services expand rapidly, layer-7 load balancing has become indispensable for maintaining service availability and performance. The emergence of programmable switches with both high performance and a certain degree of flexibility has made it possible to apply programmable switches to load balancing. Nevertheless, the limited memory capacity and the relatively sluggish speed of table entry insertion and deletion of programmable switches have severely constrained their performance.

To this end, we introduce Miresga, a hybrid and highperformance layer-7 load balancing system by co-designing hardware and software. The core idea of Miresga is to maximize the utilization of hardware and software resources by rationally partitioning the layer-7 load balancing task, thereby improving performance. To achieve this, Miresga offloads the elephant flows, which account for the majority of traffic, to programmable switches that excel at packet processing, and Miresga utilizes general-purpose servers with stronger computational capabilities to parse application layer protocols and apply load balancing rules. To alleviate memory pressure on the programmable switch, Miresga employs a back-end agent to handle memory-intensive tasks, working in conjunction with the programmable switch to complete the offloaded tasks. This design leverages the performance advantages of the programmable switch while avoiding bottlenecks caused by its limited memory and table insertion speed. We implement the Miresga prototype with a 3.2 Tbps Intel Tofino switch and general-purpose servers. The evaluation results show that Miresga achieves 3.9× throughput and 0.4× latency compared to software load balancing solutions. Compared to the state-of-the-art design employing programmable switches, Miresga achieves almost the same throughput and latency for delivering large objects and 5.0× throughput and 0.2× latency when transmitting small objects.

*Corresponding author.

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. WWW '25, Sydney, NSW, Australia © 2025 Copyright held by the owner/author(s). ACM ISBN 979-8-4007-1274-6/25/04 https://doi.org/10.1145/3696410.3714809 typically processed by a single CPU core. The presence of *elephant flows*—where a small number of flows dominate the traffic—can significantly consume CPU resources, leading to increased latency for other flows handled by the same CPU core [38]. In contrast, hardware-based LBs [1, 4] offer superior performance on individual machines but are costly and difficult to scale. Most hardware solutions rely on DNS-based load balancing, which distributes traffic solely by domain name and does not support other protocols [4].

The emergence of programmable network hardware, *e.g.*, the programmable switch, has enabled offloading some stateless operations onto the hardware, thereby significantly reducing the load on server CPUs. Programmable switches utilize programmable ASICs to achieve ~Tbps line-rate packet processing, enabling operators to modify packet headers based on customized rules. By replacing ToR switches with programmable switches, such as Prism [39], a substantial amount of traffic can be offloaded from servers, thereby reducing the number of required servers and lowering costs. However, the extremely limited memory of programmable switches and the mismatch between packet processing speeds and table entry update rates have become significant bottlenecks. These limitations hinder the full utilization of the performance advantages offered by programmable switches.

To this end, we propose a hybrid and high-performance L7 load balancing solution, Miresga, to accelerate L7 load balancing by codesigning software and hardware. This co-design is motivated by the strengths and limitations of programmable switches: while they excel in high-speed forwarding, their memory resources and L7 protocol processing capabilities are limited. In contrast, generalpurpose servers offer abundant memory resources and strong L7 protocol processing capabilities but lack efficient forwarding performance. Thus, combining the strengths of both is anticipated to deliver enhanced performance. The core idea of Miresga is to enhance L7 load balancing performance by strategically partitioning tasks to fully leverage software and hardware resources. Based on detailed analysis, we divide L7 load balancing into three distinct tasks: 1) establishing connections with clients and servers, 2) parsing application layer protocols and applying load balancing rules, and 3) forwarding subsequent packets by splicing connections. Since L4 connection establishment with the client does not require application layer protocol parsing in task 1), programmable switches can handle it efficiently. Task 2), on the other hand, is more suitable for implementation on general-purpose servers (referred to as front-end servers in our design). Regarding task 3), while it can be managed by the programmable switch alone, the potential bottleneck arises from the limited speed at which the local control plane of the programmable switch can push updates to its data plane. Thus, Miresga employs a parallel software-hardware strategy to process task 3) using two distinct paths. The fast path through the programmable switch is dedicated to handling elephant flows-large data transfers. In contrast, the slow path, which relies on generalpurpose servers, manages the remaining mouse flows-small data transfers.

Nonetheless, realizing this idea still faces three challenges. First, for the flows offloaded to the programmable switch, the programmable switch needs to store the information of these to perform connection splicing correctly. However, storing the complete information for these flows becomes daunting due to the limited SRAM memory in the programmable switch. Second, since the L7 load balancer must establish connections with both the client and the back-end server, using a complex TCP kernel stack can severely impact performance and consume a significant amount of resources. Third, given that Miresga is a hybrid system and TCP is a stateful protocol, it is crucial to synchronize the flow state between the hardware and software components to guarantee the reliability of data transmission. To solve the challenges mentioned earlier, Miresga proposes the following three designs:

- Efficient Connection Splicing (§4.1): Miresga employs two approaches to alleviate memory pressure on programmable switches while ensuring the correct connection splicing. Miresga further divides task 3) into two subtasks: modifying IP and port information, and synchronizing sequence and acknowledgment numbers. For the former, we save space by compressing the table entries; as for the latter, since the initial sequence number differences can not be compressed, we design a *back-end agent* to handle this memory-intensive task.
- Lightweight Protocol Stack (§4.2): To bypass the kernel protocol stack, we design a lightweight protocol stack that merges the states of the connections the LB established with both the client and the server into a single state of this flow, consuming far fewer resources. At the same time, the front-end server does not need to perform the congestion control, lightening the burden to some extent.
- State Consistency Maintenance (§4.3): In Miresga, two types of states require synchronization: 1) the initial sequence numbers, and 2) the information for splicing connections to the offloaded flows. To synchronize the initial sequence number, Miresga fuses the initial sequence numbers into the regular packets to avoid additional delivery. For the latter, extra data transmission is essential. Miresga does not require strict state consistency between the passing parties but allows a short out-of-sync period. Instead of blocking traffic, traffic is handled by the front-end server temporarily.

We implement a prototype of the Miresga programmable switch on a 3.2 Tbps Intel Tofino [7] switch and both the front-end server and back-end agent on the general-purpose server (§5). Our experimental results (§6) prove that Miresga can achieve $2.0 \sim 3.9 \times$ throughput with a 40% latency compared to HAProxy [6] with DPDK [41] accelerating. Compared to state-of-the-art programmable switch design Prism [39], Miresga achieves almost the same throughput and latency for delivering large objects and $5.0 \times$ throughput and 0.2× latency when transmitting small objects. Our experiments also demonstrate that the presence of elephant flows in the traffic does not affect the performance of our load balancing due to offloading the elephant flows to the programmable switch with high throughput. In contrast, the latency of software load balancing will increase significantly. Our prototype implementation is available at https://github.com/THUNAME/Miresga.

2 Background and Related Work

In this section, we first offer a brief background of L7 load balancing. Then, we briefly introduce the programmable switch and related work.

2.1 Background

L7 load balancing uses application layer data for load balancing. Currently, the majority of L7 load balancer designs adopt a proxylike architecture. In this setup, the load balancer first establishes a connection with the client. It then parses the application layer protocol to identify the appropriate back-end server to handle the request. Unlike L4 load balancers, L7 load balancers must establish distinct connections to both the client and the back-end server. This process adds complexity and may degrade performance. Moreover, because a persistent connection may contain multiple requests, the same back-end server will not be guaranteed to process each one. As a result, the load balancer must detect new client requests, terminate the existing connection, and, when necessary, establish a new connection with a different back-end server.

2.2 Related Work

Programmable Switches. Similar to traditional switching devices, programmable switches offer extremely high throughput (~Tbps). While maintaining high performance, programmable switches allow operators to customize packet processing logic through domainspecific languages like P4 [17], including customized header parsing and modification. The packet processing pipelines (i.e., the data plane running on the ASIC) of programmable switches consist of a sequence of reconfigurable match-action tables (RMTs) [18] stored in the in-switch SRAM. Operators can manage table entries through the built-in CPUs (i.e., the local control plane) on the programmable switches. Furthermore, the programmable switch can send parts of a packet or the entire packet to the CPU via the digest function or specific PCIe channels. Due to the combination of programmability and high performance, programmable switches have been applied in many fields, such as congestion control [11, 23, 49], cloud gateways [62], security [22, 40, 43, 76, 78, 80], in-network computing [42, 47, 67, 74] and more fields [20, 21, 24, 68, 77, 82]. There is also some work focusing on the L4 load balancing [34, 57, 79], but programmable switches struggle to parse variable-length headers of the application layer, necessitating a redesign to address this issue.

Software L7 Load Balancers. HAProxy [6] and Nginx [9] use the kernel stack, establishing connections with both the client and the server. This design requires the LBs to maintain the state of both connections simultaneously and use TCP splicing [54] to transfer received data between the two connections. These LBs need to perform congestion control, which consumes huge CPU resources. Yoda [33] attempts to solve these problems by using tunneling operations to adjust the IP/TCP headers to splice the two connections so that the congestion control will be performed by the server and the client. However, tunneling operations and storing information on other servers introduce additional latency. In addition, RSS is widely used in commercial NIC. The NIC attempts to distribute the flows evenly among the CPU cores, and one CPU core handles the entire processing of the flow. However, this per-flow allocation may lead to multiple elephant flows processed on a CPU core, and the task of this CPU core is extra heavy, which affects the transmission efficiency of other flows on this core [38].

L7 Load Balancers Accelerated with Programmable Hardware. Prism [39] uses a set of front-end servers in combination with a programmable switch to complete load balancing. The front-end



Figure 1: Miresga architecture.

server passes the serialized TCP connection so that the back-end server can easily reestablish the connection from it. The IP/port is modified with the programmable switch, and the subsequent packet delivery is directly sent through the programmable switch without the front-end involvement. However, the design that needs to frequently publish entries to the programmable switch is limited by the limited modification speed of the programmable switch, which introduces additional delay. AccelTCP [58] leverages the SmartNIC to accelerate the TCP stack by offloading the connection setup and teardown to the SmartNIC so that the CPU can concentrate on the processing of subsequent packets. It also supports offloading the TCP splicing to the SmartNIC, but the CPU will not be able to detect any more packets for this flow. It is not suitable for L7 load balancing because some flows may send multiple requests that need to be processed by different servers, which asks the LB to close the old connection and establish a new connection. Moreover, the cost of equipping LBs with SmartNICs is huge. We compare the cost of using Tofino switches and SmartNICs in Appendix A.

3 Miresga Overview

Before delving into the design details of Miresga, we first provide its high-level overview. This section begins with the architecture of Miresga and then follows with an example demonstrating its workflow.

3.1 Architecture

Given the current limitations of both software-based and hardwareaccelerated load balancing solutions, Miresga seeks to bridge the gap by combining the flexibility of CPU-based header parsing and state-of-the-art software optimization techniques with the highspeed packet processing capabilities of programmable ASICs to enhance L7 load balancing. Miresga divides the L7 load balancing task into three main parts: 1) connection establishment, 2) application layer protocol parsing, and 3) subsequent packet forwarding through splicing two connections. Figure 1 shows the architecture of Miresga, which mainly consists of three components: the programmable switch, the front-end server, and the back-end agent running on the back-end server. We use these three components together to complete three tasks:

Programmable Switch. The programmable switch not only needs to fulfill its original forwarding function but also takes on some simple stateless tasks. We assign it the task of establishing connections with clients, i.e., returning a SYN-ACK packet when receiving a SYN packet from the client. Considering that the design of the programmable switch is better suited for handling elephant flows, we also delegate one part of the task of connection splicing on elephant flows after the two connections have been established. The programmable switch retrieves elephant flow information from its local table and then modifies the IP and port based on this information.

WWW '25, April 28-May 2, 2025, Sydney, NSW, Australia



Figure 2: Miresga's complete workflow on one flow.

Front-end Server. With the flexible CPU, the front-end server is responsible for parsing the application layer protocol, determining whether the flow qualifies as an elephant flow, and selecting the back-end server based on the pre-configured rules. Then the front-end server establishes the connection with the back-end server. After the connection is established, the front-end server sends the flow information to the programmable switch if the flow is an elephant flow. Otherwise, the front-end server performs tasks like the programmable switch and modifies the IP and port.

Back-end Agent. Due to the limited resources of the programmable switch, we delegate the resource-intensive task of synchronizing sequence and acknowledgment numbers to the back-end agent, which has more memory. The back-end agent modifies the sequence or acknowledgment numbers to ensure that the sequence and acknowledgment numbers received by the client and Web server match those stored on each side.

3.2 Workflow by Example

In this subsection, we demonstrate an example of Miresga processing an HTTP 1.0 GET request to show its workflow. Figure 2 shows how Miresga works on a flow. When a client starts to establish a connection (1), the programmable switch just returns a SYN-ACK packet with a random sequence number (2), awaiting the establishment of the connection and the client sending an HTTP request. Upon receiving the HTTP request (3), the programmable switch transmits it to the front-end server (④) to process. The front-end server caches this packet, parses the relevant parts of the HTTP request, determines the back-end server based on pre-configured rules, and then sends a special SYN packet with the acknowledgment number that was replied by the programmable switch to the selected server to establish a connection (⑤). After receiving the SYN packet, the back-end agent will store the acknowledgment number to the BPF Map with pre-allocated memory specifically for storing sequence number information and then send a normal SYN packet to the kernel stack (6), waiting for the kernel stack to return the SYN-ACK packet (⑦). It will calculate the difference, store it in the BPF Map, and send this to the front-end server (®). The front-end server then sends the cached packet to the back-end server (9). If the front-end server finds this flow is an elephant flow according to the L7 protocol, the front-end server will send the entry to the programmable switch (9). The local control plane will write this entry to the Offloaded Connection Tanle. For the subsequent responses, the programmable switch or the front-end server will modify the IP and port. The back-end agent will modify the sequence and acknowledgment number. For the inbound traffic packets, Miresga will modify its (dstIP, dstPort) to the real IP and port ((DIP, DPort)) of the back-end server, and for the outbound traffic packets, Miresga will modify its (srcIP, srcPort) to (*VIP*, *VPort*). So, the client can not get the real IP and port of the back-end servers, thus protecting them to a certain extent. When

receiving FIN/RST packets from the client or the back-end server, we will remove the entry from the Offloaded Connection Table, Full Connection Table, and the BPF Map.

4 Design Details

This section presents the design details of Miresga. We mainly introduce our designs on how to solve the three challenges mentioned before.

4.1 Efficient Connection Splicing

Connection splicing is carried out jointly by three components. Once the connection with the back-end server is established, the flow enters the connection splicing phase. Depending on whether the flow is offloaded to the programmable switch, the IP/port is modified either by the front-end server (i.e., slow path) or the programmable switch (i.e. fast path). The back-end agent is responsible for modifying the sequence and acknowledgment numbers before the Web server processes the request. In this way, two connections are merged into one. We will explain how the front-end server performs in §4.2. In this subsection, we mainly introduce the design of the programmable switch and the back-end agent.

4.1.1 *Programmable Switch in Action.* This sub-section describes how programmable switches handle connection splicing for of-floaded flows and correctly forward the remaining flows. In Miresga, the programmable switch mainly has five key components:

- **Key Extraction**: This module first determines the direction of this flow and then computes the key corresponding to the direction.
- **Connection Query**: It occupies the majority of stages in the ingress pipeline. Based on the computed key, we find the corresponding entry in the Offloaded Connection Table and set up the metadata to pass it to the egress pipeline.
- **Packet Steering**: This module determines which egress port the packet should be forwarded to according to whether the packets belong to the offloaded traffic and according to the flow direction.
- Header Rewriting: It is responsible for adjusting the IP and port based on the metadata set by the Connection Query module. It also needs to generate the SYN-ACK packet to establish a connection with the client.
- Offloaded Connection Table: It stores the compressed information of the offloaded connections and can be accessed by the Connection Query module. The control plane can also use the vendor-provided southbound APIs to update its entries.

Figure 3 shows the workflow of the data plane. All packets need to be processed in the ingress pipeline first and then in the egress pipeline. Miresga comprises four modules in the ingress pipeline. First, packets are processed in the Key Extraction module to extract the key and determine the direction of the packet. After obtaining the key, the Connection Query module checks if the key exists in the Offloaded Connection Table. Then Miresga sets the compressed





information stored in the Offloaded Connection Table as metadata. The Packet Steering module determines the egress port of the packet based on its direction and whether it belongs to the offloaded flow. In the egress pipeline, the primary task is to perform connection splicing based on the metadata. Only packets belonging to the offloaded flows will be rewritten. The Header Rewriting module will modify the IP and port based on the metadata. Especially, for the inbound SYN packet, the Header Rewriting module will return a SYN-ACK packet.

Since programmable switches have very limited memory resources, the capacity would be severely restricted if we stored complete information about each connection. Hence, Miresga saves memory space by compressing table entries. Considering that using hash values as keys requires the involvement of the programmable switch's slow control plane to handle hash collisions, Miresga adopts an alternative method to compress the table entries.

For both inbound and outbound packets of the same flow, the common point is that either the source IP/Port ((srcIP, srcPort)) or the destination IP/Port ((dstIP, dstPort)) matches the client IP/Port ((*CIP*, *CPort*)). Also, as each TCP connection is uniquely identified by its (srcIP, srcPort) and (dstIP, dstPort) tuple, there can only be one flow between the same (CIP, CPort) and the virtual IP/Port ($\langle VIP, VPort \rangle$) which is exposed to public at any given time. Hence we can use the tuple $\langle CIP, CPort \rangle$ as the identifier for this flow. Since both (VIP, VPort) and the real IP/Port of the servers (i.e., the direct IP/Port, (DIP, DPort)) are set up by the service provider, we can access all $\langle VIP, VPort \rangle$ and $\langle DIP, DPort \rangle$ tuples and store them into two tables, called VIP Table and DIP Table I, of the programmable switch. Moreover, in the entries of the Offloaded Connection Table, we can use one index value D_{index} to compress (DIP, DPort) tuples and store the mapping of D index and (DIP, DPort) in another table called DIP Table II. To get the key (*CIP*, *CPort*), the Key Extraction module firstly determines whether the *(srcIP, srcPort)* is in the DIP Table I and whether the $\langle dstIP, dstPort \rangle$ is in the VIP Table. If the VIP Table is hit, the packet is considered inbound, and (CIP, CPort) represents (*srcIP*, *srcPort*). If the DIP Table I is hit, the packet is considered outbound, and $\langle CIP, CPort \rangle$ represents the $\langle dstIP, dstPort \rangle$.

Another task is how to schedule these modules within a limited number of stages. The pipelined design of a programmable switch means that each of our modules takes up a certain number of stages, but we can combine them to reduce the number of stages by placing them in ingress and egress pipelines respectively. Through this, the other modules are placed in as less stages as possible, so that the Offloaded Connection Table has more stages. The detail of the table arrangement is described in Appendix B.

4.1.2 Back-end Agent in Action. The programmable switch can complete the modification of IP and port, as well as the synchronization of sequence numbers and acknowledgment numbers entirely

on its own. However, unlike IP and port, which can be compressed without loss, it is challenging to compress the nearly random difference between sequence numbers and acknowledgment numbers. This necessitates storing the full 32-bit difference in the limited memory of the programmable switch. Given that the server has ample memory space compared to the limited memory of the programmable switch, we opt to introduce a *back-end agent* to handle the more memory-intensive task of sequence number and acknowledgment number synchronization. We use eBPF to implement the back-end agent. Since the eBPF program runs in the kernel and the operations we perform are simple, the back-end agent has a negligible impact on throughput or latency. The back-end agent consists of two main parts: Ingress Program using XDP [30] and Egress Program using TC [31]. It synchronizes the sequence number and the acknowledgment number between the two connections. Two BPF Maps (seq map, diff map) are used to transfer information between two programs.

Upon receiving the special SYN packet from the front-end server, the Ingress Program inserts the acknowledgment number (i.e., the sequence number the programmable switch replied) *L* into the seq map using $\langle srcIP, srcPort \rangle$. The Web server, utilizing the kernel stack, then returns a normal SYN-ACK packet. The Egress Program gets the number from the seq map, calculates the diff Δ between the sequence number *S* of the SYN-ACK packet and the found number *L* in the seq map, and then inserts $\Delta = S - L$ to the diff map. Since in our design, the LB does not modify any of the load content, the sequence numbers grow at the same rate for both connections, so the difference stays the same throughout the flow. For the subsequent ingress packet, Miresga adds Δ to the acknowledgment number, and for the subsequent egress packet, Miresga deletes Δ to the sequence number. When the ingress or egress receives the RST/FIN packet, the entry is removed from the BPF Map.

4.2 Lightweight Protocol Stack

In L7 load balancing, the critical task is to obtain and parse the application layer protocol. The front-end server functions more as a bridge, connecting the client and the back-end server. Although utilizing the kernel protocol stack is convenient for deployment, its inherent complexity and redundancy are detrimental to Miresga's performance. To mitigate this issue, the front-end server employs our custom-designed lightweight protocol stack. In this subsection, we mainly show the details of the compressed TCP finite state machine (FSM). We take HTTP 1.0 as an example, while the discussion of other protocols is deferred to Appendix C.

The task of establishing connections with the client is simple, so we offload it to the programmable switch. Considering the potential for SYN-Flooding attacks, we only pass the flow to the lightweight protocol stack for processing after the client sends a request. The front-end server stores the states and relevant information of all WWW '25, April 28-May 2, 2025, Sydney, NSW, Australia

Xiaoyi Shi, Lin He, Jiasheng Zhou, Yifan Yang, and Ying Liu



Figure 4: The state transition diagram of the TCP FSM

connections in a hash map called the Full Connection Table in the memory, using the $\langle CIP, CPort \rangle$ as the key. The state transition diagram of the FSM is shown in Figure 4. The state is initialized to INIT. When receiving the packet from the client with a new request from a new flow, Miresga parses the request, finds the corresponding load balancing rule, and sends the special SYN packet whose acknowledgment number is set to the acknowledgment number of the cached packet minus 1 to the back-end server. It will also determine whether this flow is an elephant flow based on the specific field of the HTTP GET packet like the URI or domain name requested by the user. After Miresga receives the server's SYN-ACK response, it forwards the cached HTTP GET packet to the back-end server. If the flow is an elephant flow, Miresga prepares the information required to be offloaded. The offloaded data will be translated into table entries and updated to the programmable switch, and the state will be set to OFFLOADED. Otherwise, the state will be COMPLETE. In states COMPLETE and OFFLOADED, the front-end server just performs connection splicing by modifying the IP and port, and then forwarding it. Especially, if Miresga detects a packet containing a new request that requires a different back-end server to process, it will terminate the current connection to the back-end server and establish a connection to the new back-end server. When the flow is completed, the front-end server returns the RST packet, removes the entry in the Full Connection Table, and informs the programmable switch to delete the corresponding entry if needed.

Retransmissions are inevitable throughout the flow. Since both the client and server need to acknowledge the correct receipt of data packets, retransmissions occur if no response is received from the other side within a certain period. Therefore, we have designed a passive retransmission mechanism. The implementation details are provided in Appendix D.

4.3 State Consistency Maintenance

Similar to existing proxy-like approaches, Miresga acts as a forwarder, performing TCP splicing after it has established connections with both the client and the server. However, the stateful nature of the TCP protocol requires us to synchronize the state of the same flow across different components. As the front-end server is responsible for storing all flow states, Miresga must synchronize the states between the front-end server and the programmable switch, as well as between the front-end server and the back-end agent.

For the synchronization between the front-end server and the programmable switch, there are two main subtasks to be addressed: obtaining the initial sequence number of the client and the programmable switch and synchronizing the state of the flows to be offloaded to the programmable switch. For the first one, the frontend server can retrieve the initial sequence number of the client and the programmable switch by subtracting 1 from the sequence number and the acknowledge number. For the second subtask, Miresga permits the programmable switch to temporarily deviate from the state of the front-end server. For flows involving small objects, the extra latency incurred by adding an entry to the switch often exceeds the latency savings from offloading the flow. Consequently, Miresga opts to offload only those flows where the duration of subsequent packet delivery significantly surpasses the additional latency caused by offloading. For other flows, Miresga refrains from blocking traffic until the entry is written to the hardware, allowing the front-end server to handle packets in the interim.

For the synchronization between the front-end server and the programmable switch, Prism both synchronizes the state and avoids the tedious TCP three-way handshake by passing serialized TCP information. However, this design means that we need to modify the Web server running on the back-end server, which complicates deployment. Given that the back-end agent only requires knowledge of the two initial sequence numbers to synchronize the sequence numbers and the acknowledgment numbers of the two connections, we can leverage the unused acknowledgment number field in the SYN packet to convey this information. The front-end server sends a special SYN packet whose acknowledgment number is set to the sequence number returned by the programmable switch, and the sequence number is set to the initial sequence number that the client chooses so that we do not need any extra overhead to synchronize information between the front-end server and the back-end server.

5 Implementation

We implemented the Miresga programmable switch on a 3.2 Tbps, 2-pipelined Intel Tofino programmable switch with a built-in Intel Xeon D-1527 8-core CPU and 16GB of memory. We implemented the Miresga programmable switch using ~1K lines of P4₁₆ code for the data plane and ~1.4K lines of C code for the control plane to receive the entries from the front-end server and insert them into the offloaded connection table. The two pipelines are the same as described in §4.1. We implemented the Miresga front-end server using ~1.5K lines of C++ code with DPDK-19.11. We implemented the Miresga back-end agent using ~0.5K lines of C code.

6 Evaluation

In this section, we intend to answer the following questions:

- Does Miresga outperform software and hardware load balancing designs in terms of end-to-end throughput (§6.2.1) and end-to-end latency (§6.2.2) across different response sizes?
- Is Miresga more suitable for application in heavy-tailed traffic distributions like those in data centers (§6.2.3)?
- Can Miresga scale to take on larger traffic (§6.3)?
- Can our table entry compression and back-end agent design effectively conserve resources (§6.4)?

6.1 Testbed

Our testbed consists of a 3.2 Tbps, 2-pipeline Intel Tofino programmable switch, 4 servers with 16-core CPUs and 64GB of memory, and 1 server with 32-core CPUs and 128GB of memory. Each server is equipped with a 100 Gbps Mellanox ConnectX-6 or 100



(a) Throughput comparison with(b) Latency comparison with(c) Throughput comparison with(d) Latency comparison with(different withdifferent response sizes.ferent response sizes.different traffic distributions.ferent traffic distributions.

Figure 5: End-to-end throughput and latency comparison with different message sizes and using heavy-tailed traffic distributions. The distribution of the response size in Traffic 1 is 100% 1KB; Traffic 2 is 70% 1KB, 20% 10KB, 8% 1MB, and 2% 10MB. The distribution of the response size in Traffic 2 is 50% 1KB, 30% 10KB, 15% 1MB and 5% 10MB. We only measure the latency when the response size is 1KB.



Figure 6: Throughput with different CPU core numbers used. The gray bar chart shows the CPU usage of the back-end server

Gbps Intel E810CQDA2 NIC. We use two 16-core servers to generate HTTP requests and another two 16-core servers to handle the request. We use the 32-core server to run the software L7 LB/front-end server for comparison. We use Nginx as the backend server to handle the requests. The programmable switch runs the Miresga/Prism program when testing Miresga/Prism and acts as a router when testing software load balancing. We choose HAProxy with f-stack [73] as our software-based comparison baseline because it is widely adopted and provides high performance. We implemented Prism [39] on the same programmable switch as our hardware-based comparison baseline.

6.2 Performance

6.2.1 End-to-end Throughput. We test the end-to-end throughput of Miresga, HAProxy, and Prism with different message sizes. We use wrk [37] to generate the HTTP requests and use Nginx as the Web server. We also use Lua scripts to modify HTTP headers to request different files, simulating traffic in an actual production environment. We perform L7 load balancing based on domain names, directing traffic with the domain name mysite1.com to one server, and traffic with the domain name mysite2.com to another server. Prior to this, we conducted a preliminary test to determine if offloading the flow could accelerate the delivery of subsequent packets. We observe that the performance gain from offloading becomes significant when the message size reaches 64KB, effectively offsetting the latency incurred by the offloading procedure. Consequently, we have selected 64KB as the threshold for offloading.

We measure throughput by multiplying the number of requests per second (RPS) reported by *wrk* with the response size. We set the response sizes and then use *wrk* to issue the corresponding HTTP requests. Figure 5a shows the throughput comparison of Miresga, HAProxy, and Prism. In the case of large object transfers, Miresga offloads the data transmission process—constituting the majority of packets during the entire access—to the programmable switch. As a result, the throughput advantage of Miresga over HAProxy increases with the response size. At a message size of 64KB, the throughput of Miresga reaches 3× that of HAProxy, and when the response size is increased to 8MB, the throughput of Miresga reaches 4× that of HAProxy. For small message sizes, Miresga also achieves high performance due to its simplified protocol stack, with throughput that is still 2× better compared to HAProxy. For Prism, the hardware and software parallel strategy of Miresga makes it achieve 5× throughput than Prism for small objects. For large objects, we find that our scheme performs similarly to Prism, as both Miresga and Prism delegate the delivery of these objects to the programmable switch.

6.2.2 End-to-end Latency. We use the same method as in §6.2.1 to issue requests. We run tests for three minutes at each response size and use *tcpdump* [10] to capture the *pcap* files for analysis. Figure 5b shows the average and the 90th latency with different response sizes for the three designs. Since Miresga simplifies the TCP stack, uses DPDK to improve the processing speed for small objects, and leverages the programmable switch to accelerate the big message transmission, Miresga has less latency than HAProxy for both small and large objects. For Prism, it needs two entry operations per request and blocks the traffic before the state is fully synchronized, which leads to an increase in latency. The increase is most obvious for small objects. Miresga circumvents this problem well because of its hardware and software parallel design. Although our overall design uses more components, the exception case of a flow is handled entirely by the client and the back-end server. This design makes our system more stable. The result that the latency of the 90th percentile is not much different from the average latency proves this. In contrast, HAProxy, where the load balancer manages two connections, is more susceptible to abnormal conditions. For

Prism, frequent entry modifications lead to greater latency fluctuations when dealing with smaller objects. Consequently, Prism exhibits the opposite behavior for small objects: the difference between the 90th percentile latency and the average latency is more pronounced for smaller objects.

6.2.3 Real-world Traffic Simulation. In real data centers, traffic distribution is often heavy-tailed, where a small proportion of flows contribute to the majority of the data. To evaluate the performance of Miresaga under a real-world workload, we generate two types of heavy-tailed traffic distributions and use wrk to send requests according to these distributions to the back-end servers. Figure 5c shows the throughput comparison. For software load balancing, as latency increases, the corresponding RPS decreases, resulting in a decline in throughput. Since Prism does not perform well when dealing with small objects, its RPS is not as good as Miresga, resulting in some degradation in throughput. Figure 5d shows the latency of the packets whose response size is 1KB. As mentioned in §2.2, when using heavy-tailed traffic distributions, different flows will compete with each other for the limited CPU time, causing latency to increase. In contrast, Miresga offloads the elephant flows to the programmable switch with high performance, ensuring that elephant flows do not influence other flows processed by the frontend server. There is only a slight increase in processing latency compared to when all responses are 1KB. Prism, on the other hand, is limited by its slow handling of small objects, resulting in higher latency. With the increase of the proportion of large flows, the number of requests issued by the client per second decreases so that the pressure on the entries insertion becomes smaller. As a result, the latency of Prism on 1KB objects decreases. These two results indicate that Miresga is better suited for handling traffic distribution in data centers.

6.3 Scalability

In addition to throughput and latency, another metric to measure the performance of load balancing is scalability. We demonstrate that our system scales well by adjusting the number of CPU cores used by the front-end server. The result is shown in Figure 6. We empirically choose two small message sizes (1KB, 16KB) and two big message sizes (1MB, 8MB) to test. With small message sizes, the Miresga front-end server, which processes all packets, becomes the primary bottleneck. As the number of CPUs increases, the throughput rises linearly, and similarly, the CPU usage of the back-end servers also increases linearly. This demonstrates that we can enhance throughput further by deploying additional front-end servers. The scenario changes when dealing with larger objects. In this case, the front-end server can achieve very high throughput with minimal CPU resources, thanks to offloading the majority of packet delivery to the programmable switch. The bottleneck shifts to the back-end server capacity, which quickly reaches full utilization per CPU. Therefore, we believe that our system's performance can be significantly improved by increasing the number of back-end servers.

Maximum Number of Concurrent 6.4 Connections

To prove that our designs effectively improve the table capacity, we successively test the largest table entry capacity before and

Table 1: The maximum number of concurrent connections with and without a specific optimization method.

1 . 11

| a: er | ntry compr | ression, b : table arrangement, c : back-end agent | | |
|-------|------------|--|--|--|
| | Method | Maximum # of Concurrent Connections | | |
| | b+c | 0.16M | | |
| | a+b | 0.86M | | |
| | a+c | 1.02M | | |
| | a+b+c | 1.43M | | |
| | | | | |

after using each optimization: the table compression, the table arrangement, and the back-end agent. Table 1 shows the results. The entry compression greatly compresses the space of one entry and merges the two entries that were originally set for the inbound and outbound traffic distribution, thus providing the largest increase $(\sim 9\times)$. By properly scheduling the entries in ingress and egress, we allocated 2 additional stages for the offload connection table, resulting in a capacity increase of nearly 40%. Without the backend agent, we need to store an additional 32-bit sequence number difference, which is 1.66× larger than without the back-end agent.

7 Limitations

Although we have attempted various optimization methods to enhance performance, our design still faces several limitations. Firstly, the speed at which the built-in CPU added the entries to the Offloaded Connection Table is low, making it challenging to increase the CPS. Secondly, our design processes encrypted packets more slowly because it is hard to perform the TLS termination on the programmable switches, so we need software help to do TLS termination. However, there are several hardware acceleration techniques available, so we believe that achieving TLS termination on programmable switches is not impossible. Finally, although we have compressed table entries, the limited size of SRAM still constrains performance.

8 Conclusion

In this paper, we propose Miresga, which, to our knowledge, is the first attempt to accelerate L7 load balancing using programmable switches. To leverage the full performance potential of the programmable switch, Miresga partitions the L7 load balancing process into three distinct parts: connection establishment, rule application, and data transmission. By offloading elephant flows to the programmable switch, which constitutes the bulk of the traffic, to the switch, Miresga achieves a significant boost in throughput and a reduction in latency. Our experiment proves that Miresga is more suitable for heavy-tailed traffic distributions, which are similar to those in the data center. In the future, we plan to expand our design further, such as by exploring the introduction of RDMA to expand the limited memory of programmable switches.

This paper does not raise any ethical issues since all traffic is simulated and has no personal data.

Acknowledgments

We sincerely thank the anonymous reviewers for their insightful comments and helpful feedback. This work is supported by the National Natural Science Foundation of China under Grant No. 62302253.

WWW '25, April 28-May 2, 2025, Sydney, NSW, Australia

References

- 2024. A10 load balancer. https://www.a10networks.com/solutions/multi-cloud/ load-balancing/
- [2] 2024. End-to-End HTTP/2 Support on ALB. https://exampleloadbalancer.com/ albgrpc_http2_overview.html
- [3] 2024. Envoy. https://www.envoyproxy.io/
- [4] 2024. F5 load balancer. https://www.f5.com/glossary/load-balancer
- [5] 2024. Google cloud endpoints now generally available: a fast, scalable api gateway. https://cloud.google.com/blog/products/gcp/google-cloud-endpoints-nowga-a-fast-scalable-api-gateway
- [6] 2024. HAProxy. https://www.haproxy.org/
- [7] 2024. Intel Tofino. https://www.intel.com/content/www/us/en/products/details/ network-io/intelligent-fabric-processors/tofino.html
- [8] 2024. marvell. https://www.marvell.com/products/switching.html
- [9] 2024. Nginx. https://https://www.nginx.com/
- [10] 2024. tcpdump. https://github.com/the-tcpdump-group/tcpdump
- [11] Vamsi Addanki, Oliver Michel, and Stefan Schmid. 2022. PowerTCP: Pushing the performance limits of datacenter networks. In 19th USENIX symposium on networked systems design and implementation (NSDI 22). 51–70.
- [12] Mohammad Alizadeh, Tom Edsall, Sarang Dharmapurikar, Ramanan Vaidyanathan, Kevin Chu, Andy Fingerhut, Vinh The Lam, Francis Matus, Rong Pan, Navindra Yadav, et al. 2014. CONGA: Distributed congestion-aware load balancing for datacenters. In *Proceedings of the 2014 ACM conference on SIGCOMM*. 503–514.
- [13] Antonin Bas. 2018. Leveraging stratum and tofino fast refresh for software upgrades. ONF Connect (2018).
- [14] M Belshe and R Peon. 2016. SPDY Protocol-Draft 3, The Chromium Projects. Retrieved October (2016).
- [15] Mike Belshe, Roberto Peon, and Martin Thomson. 2015. Hypertext transfer protocol version 2 (HTTP/2). Technical Report.
- [16] Simon Blake-Wilson, Magnus Nystrom, David Hopwood, Jan Mikkelsen, and Tim Wright. 2006. Transport layer security (TLS) extensions. Technical Report.
- [17] Pat Bosshart, Dan Daly, Glen Gibb, Martin Izzard, Nick McKeown, Jennifer Rexford, Cole Schlesinger, Dan Talayco, Amin Vahdat, George Varghese, et al. 2014. P4: Programming protocol-independent packet processors. ACM SIGCOMM Computer Communication Review 44, 3 (2014), 87–95.
- [18] Pat Bosshart, Glen Gibb, Hun-Seok Kim, George Varghese, Nick McKeown, Martin Izzard, Fernando Mujica, and Mark Horowitz. 2013. Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN. ACM SIGCOMM Computer Communication Review 43, 4 (2013), 99–110.
- [19] Moody Camel. 2024. Concurrentqueue. https://github.com/cameron314/ concurrentqueue
- [20] Jiamin Cao, Ying Liu, Yu Zhou, Lin He, Chen Sun, Yangyang Wang, and Mingwei Xu. 2022. CoFilter: High-Performance Switch-Accelerated Stateful Packet Filter for Bare-Metal Servers. *IEEE Transactions on Parallel and Distributed Systems* 33, 9 (2022), 2249–2262. doi:10.1109/TPDS.2021.3136575
- [21] Jiamin Cao, Ying Liu, Yu Zhou, Lin He, and Mingwei Xu. 2022. TurboNet: Faithfully Emulating Networks with Programmable Switches. *IEEE/ACM Transactions* on Networking 30, 3 (2022), 1395–1409. doi:10.1109/TNET.2022.3142126
- [22] Jiamin Cao, Yu Zhou, Chen Sun, Lin He, Zhaowei Xi, and Ying Liu. 2022. Firebolt: Finding Bugs in Programmable Data Plane Generators. In Proceedings of the 2022 USENIX Annual Technical Conference (USENIX ATC) (July 11–13). USENIX Association, Carlsbad, CA, USA, 819–834. https://www.usenix.org/conference/ atc22/presentation/cao
- [23] Xiaoqi Chen, Shir Landau Feibish, Yaron Koral, Jennifer Rexford, Ori Rottenstreich, Steven A Monetti, and Tzuu-Yi Wang. 2019. Fine-grained queue measurement in the data plane. In Proceedings of the 15th International Conference on Emerging Networking Experiments And Technologies. 15–29.
- [24] Marco Chiesa and Fábio L. Verdi. 2023. Network Monitoring on Multi-Pipe Switches. Proc. ACM Meas. Anal. Comput. Syst. 7, 1, Article 8 (March 2023), 31 pages. doi:10.1145/3579321
- [25] Daniel E Eisenbud, Cheng Yi, Carlo Contavalli, Cody Smith, Roman Kononov, Eric Mann-Hielscher, Ardas Cilingiroglu, Bin Cheyney, Wentao Shang, and Jinnah Dylan Hosein. 2016. Maglev: A fast and reliable software network load balancer. In Nsdi, Vol. 16. 523–535.
- [26] Fabrice. 2024. ELB vs. ALB vs. NLB: Choosing the Best AWS Load Balancer for Your Needs. https://iamondemand.com/blog/elb-vs-alb-vs-nlb-choosing-thebest-aws-load-balancer-for-your-needs/
- [27] Facebook. 2024. https://github.com/facebookincubator/katran
- [28] Roy Fielding, Jim Gettys, Jeffrey Mogul, Henrik Frystyk, Larry Masinter, Paul Leach, and Tim Berners-Lee. 1999. RFC2616: Hypertext Transfer Protocol– HTTP/1.1.
- [29] Linux Foundation. 2024. eBPF Documentation. https://www.kernel.org/doc/html/ latest/bpf/index.html
- [30] Linux Foundation. 2024. eXpress Data Plane. https://www.iovisor.org/technology/ xdp

- [31] Linux Foundation. 2024. tc-bpf(8) Linux manual page. https://man7.org/linux/ man-pages/man8/tc-bpf.8.html
- [32] Rohan Gandhi, Y Charlie Hu, Cheng-kok Koh, Hongqiang Harry Liu, and Ming Zhang. 2015. Rubik: Unlocking the power of locality and end-point flexibility in cloud scale load balancing. In 2015 USENIX Annual Technical Conference (USENIX ATC 15). 473–485.
- [33] Rohan Gandhi, Y Charlie Hu, and Ming Zhang. 2016. Yoda: A highly available layer-7 load balancer. In Proceedings of the Eleventh European Conference on Computer Systems. 1–16.
- [34] Rohan Gandhi, Hongqiang Harry Liu, Y Charlie Hu, Guohan Lu, Jitendra Padhye, Lihua Yuan, and Ming Zhang. 2014. Duet: Cloud scale load balancing with hardware and software. ACM SIGCOMM Computer Communication Review 44, 4 (2014), 27–38.
- [35] Soudeh Ghorbani, Brighten Godfrey, Yashar Ganjali, and Amin Firoozshahian. 2015. Micro load balancing in data centers with DRILL. In Proceedings of the 14th ACM Workshop on Hot Topics in Networks. 1–7.
- [36] Soudeh Ghorbani, Zibin Yang, P Brighten Godfrey, Yashar Ganjali, and Amin Firoozshahian. 2017. Drill: Micro load balancing for low-latency data center networks. In Proceedings of the Conference of the ACM Special Interest Group on Data Communication. 225–238.
- [37] Will Glozer. 2024. wrk a HTTP benchmarking tool. https://github.com/wg/wrk
- [38] Liang Guo and Ibrahim Matta. 2001. The war between mice and elephants. In Proceedings Ninth International Conference on Network Protocols. ICNP 2001. IEEE, 180–188.
- [39] Yutaro Hayakawa, Michio Honda, Douglas Santry, and Lars Eggert. 2021. Prism: Proxies without the pain. In 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21). 535-549.
- [40] Lin He, Peng Kuang, Ying Liu, Gang Ren, and Jiahai Yang. 2021. Towards Securing Duplicate Address Detection using P4. *Computer Networks* 198 (2021), 108323. doi:10.1016/j.comnet.2021.108323
- [41] DPDK Intel. 2024. Data plane development kit. https://www.dpdk.org/
- [42] Xin Jin, Xiaozhou Li, Haoyu Zhang, Robert Soulé, Jeongkeun Lee, Nate Foster, Changhoon Kim, and Ion Stoica. 2017. Netcache: Balancing key-value stores with fast in-network caching. In Proceedings of the 26th Symposium on Operating Systems Principles. 121–136.
- [43] Qiao Kang, Lei Xue, Adam Morrison, Yuxin Tang, Ang Chen, and Xiapu Luo. 2020. Programmable In-Network security for context-aware BYOD policies. In 29th USENIX Security Symposium (USENIX Security 20). 595–612.
- [44] Naga Katta, Mukesh Hira, Changhoon Kim, Anirudh Sivaraman, and Jennifer Rexford. 2016. Hula: Scalable load balancing using programmable data planes. In Proceedings of the Symposium on SDN Research. 1–12.
- [45] Daehyeok Kim, Jacob Nelson, Dan RK Ports, Vyas Sekar, and Srinivasan Seshan. 2021. Redplane: Enabling fault-tolerant stateful in-switch applications. In Proceedings of the 2021 ACM SIGCOMM 2021 Conference. 223–244.
- [46] Adam Langley, Alistair Riddoch, Alyssa Wilk, Antonio Vicente, Charles Krasic, Dan Zhang, Fan Yang, Fedor Kouranov, Ian Swett, Janardhan Iyengar, et al. 2017. The quic transport protocol: Design and internet-scale deployment. In *Proceedings* of the conference of the ACM special interest group on data communication. 183– 196.
- [47] ChonLam Lao, Yanfang Le, Kshiteej Mahajan, Yixi Chen, Wenfei Wu, Aditya Akella, and Michael Swift. 2021. ATP: In-network aggregation for multi-tenant learning. In 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21). 741–761.
- [48] Guanyu Li, Menghao Zhang, Cheng Guo, Han Bao, Mingwei Xu, Hongxin Hu, and Fenghua Li. 2022. IMap: Fast and scalable In-Network scanning with programmable switches. In 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22). 667–681.
- [49] Yuliang Li, Rui Miao, Hongqiang Harry Liu, Yan Zhuang, Fei Feng, Lingbo Tang, Zheng Cao, Ming Zhang, Frank Kelly, Mohammad Alizadeh, et al. 2019. HPCC: High precision congestion control. In Proceedings of the ACM Special Interest Group on Data Communication. 44–58.
- [50] Hongqiang Harry Liu, Srikanth Kandula, Ratul Mahajan, Ming Zhang, and David Gelernter. 2014. Traffic engineering with forward fault correction. In Proceedings of the 2014 ACM Conference on SIGCOMM. 527–538.
- [51] Hongqiang Harry Liu, Xin Wu, Ming Zhang, Lihua Yuan, Roger Wattenhofer, and David Maltz. 2013. zUpdate: Updating data center networks with zero loss. In Proceedings of the ACM SIGCOMM 2013 Conference on SIGCOMM. 411–422.
- [52] Zaoxing Liu, Antonis Manousis, Gregory Vorsanger, Vyas Sekar, and Vladimir Braverman. 2016. One sketch to rule them all: Rethinking network flow monitoring with univmon. In Proceedings of the 2016 ACM SIGCOMM Conference. 101-114.
- [53] David A Maltz and Pravin Bhagwat. 1998. MSOCKS: An architecture for transport layer mobility. In Proceedings. IEEE INFOCOM'98, the Conference on Computer Communications. Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies. Gateway to the 21st Century (Cat. No. 98, Vol. 3. IEEE, 1037–1045.
- [54] David A Maltz and Pravin Bhagwat. 1999. TCP Splice for application layer proxy performance. Journal of High Speed Networks 8, 3 (1999), 225–240.

- [55] Manish Marwah, Shivakant Mishra, and Christof Fetzer. 2006. Fault-tolerant and scalable TCP splice and web server architecture. In 2006 25th IEEE Symposium on Reliable Distributed Systems (SRDS'06). IEEE, 301–310.
- [56] Matt Mathis, Jamshid Mahdavi, Sally Floyd, and Allyn Romanow. 1996. TCP selective acknowledgment options. Technical Report.
- [57] Rui Miao, Hongyi Zeng, Changhoon Kim, Jeongkeun Lee, and Minlan Yu. 2017. Silkroad: Making stateful layer-4 load balancing fast and cheap using switching asics. In Proceedings of the Conference of the ACM Special Interest Group on Data Communication. 15–28.
- [58] YoungGyoun Moon, SeungEon Lee, Muhammad Asim Jamshed, and Kyoung-Soo Park. 2020. AccelTCP: Accelerating network applications with stateful TCP offloading. In 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20). 77–92.
- [59] Masoud Moshref, Minlan Yu, Abhishek Sharma, and Ramesh Govindan. 2013. Scalable rule management for data centers. In 10th USENIX Symposium on Networked Systems Design and Implementation (NSDI 13). 157–170.
- [60] Rasmus Pagh and Flemming Friche Rodler. 2004. Cuckoo hashing. Journal of Algorithms 51, 2 (2004), 122–144.
- [61] Vivek S Pai, Mohit Aron, Gaurov Banga, Michael Svendsen, Peter Druschel, Willy Zwaenepoel, and Erich Nahum. 1998. Locality-aware request distribution in cluster-based network servers. ACM SIGOPS Operating Systems Review 32, 5 (1998), 205–216.
- [62] Tian Pan, Nianbing Yu, Chenhao Jia, Jianwen Pi, Liang Xu, Yisong Qiao, Zhiguo Li, Kun Liu, Jie Lu, Jianyuan Lu, et al. 2021. Sailfsh: Accelerating cloud-scale multi-tenant multi-service gateways with programmable switches. In *Proceedings of the 2021 ACM SIGCOMM 2021 Conference*. 194–206.
- [63] Parveen Patel, Deepak Bansal, Lihua Yuan, Ashwin Murthy, Albert Greenberg, David A Maltz, Randy Kern, Hemant Kumar, Marios Zikos, Hongyu Wu, et al. 2013. Ananta: Cloud scale load balancing. ACM SIGCOMM Computer Communication Review 43, 4 (2013), 207–218.
- [64] Jianzhang Peng. 2024. dperf. https://github.com/baidu/dperf
- [65] Rahul Potharaju and Navendu Jain. 2013. Demystifying the dark side of the middle: A field study of middlebox failures in datacenters. In Proceedings of the 2013 conference on Internet measurement conference. 9–22.
- [66] Sivasankar Radhakrishnan, Yuchung Cheng, Jerry Chu, Arvind Jain, and Barath Raghavan. 2011. TCP fast open. In Proceedings of the Seventh Conference on emerging Networking EXperiments and Technologies. 1–12.
- [67] Amedeo Sapio, Marco Canini, Chen-Yu Ho, Jacob Nelson, Panos Kalnis, Changhoon Kim, Arvind Krishnamurthy, Masoud Moshref, Dan Ports, and Peter Richtárik. 2021. Scaling distributed machine learning with In-Network aggregation. In 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21), 785–808.
- [68] Mariano Scazzariello, Tommaso Caiazzi, Hamid Ghasemirahni, Tom Barbette, Dejan Kostić, and Marco Chiesa. 2023. A {High-Speed} Stateful Packet Processing Approach for Tbps Programmable Switches. In 20th USENIX Symposium on Networked Systems Design and Implementation (NSDI 23). 1237–1255.
- [69] Hanna Linder Shailabh Nagar, Paul Larson and David Stevens. 2024. Epoll. https://lse.sourceforge.net/epoll/index.html
- [70] Alex C Snoeren, David G Andersen, and Hari Balakrishnan. 2001. Fine-Grained Failover Using Connection Migration.. In USITS, Vol. 1. 19–19.
- [71] Oliver Spatscheck, Jorgen S Hansen, John H Hartman, and Larry L Peterson. 2000. Optimizing TCP forwarder performance. *IEEE/ACM Transactions on networking* 8, 2 (2000), 146–157.
- [72] Florin Sultan, Kiran Srinivasan, Deepa Iyer, and Liviu Iftode. 2002. Migratory TCP: Connection migration for service continuity in the Internet. In Proceedings 22nd International Conference on Distributed Computing Systems. IEEE, 469–470.
- [73] Tencent Cloud F-Stack Team. 2024. F-Stack | High Performance Network Framework Based On DPDK. https://www.f-stack.org
- [74] Muhammad Tirmazi, Ran Ben Basat, Jiaqi Gao, and Minlan Yu. 2020. Cheetah: Accelerating database queries with switch pruning. In Proceedings of the 2020 ACM SIGMOD International Conference on Management of Data. 2407–2422.
- [75] Ziqi Wei, Zhiqiang Wang, Qing Li, Yuan Yang, Cheng Luo, Fuyu Wang, Yong Jiang, Sijie Yang, and Zhenhui Yuan. 2024. QDSR: Accelerating Layer-7 Load Balancing by Direct Server Return with QUIC. In 2024 USENIX Annual Technical Conference (USENIX Art 24), 715–730.
- [76] Jiarong Xing, Kuo-Feng Hsu, Yiming Qiu, Ziyang Yang, Hongyi Liu, and Ang Chen. 2022. Bedrock: Programmable Network Support for Secure RDMA Systems. In 31st USENIX Security Symposium (USENIX Security 22). 2585–2600.
- [77] Yifan Yang, Lin He, Jiasheng Zhou, Xiaoyi Shi, Jiamin Cao, and Ying Liu. 2024. P4runpro: Enabling Runtime Programmability for RMT Programmable Switches. In Proceedings of the ACM SIGCOMM 2024 Conference. 921–937.
- [78] Sophia Yoo, Xiaoqi Chen, and Jennifer Rexford. 2024. SmartCookie: Blocking Large-Scale SYN Floods with a Split-Proxy Defense on Programmable Data Planes. In 33rd USENIX Security Symposium (USENIX Security 24). USENIX Association, Philadelphia, PA, 217–234. https://www.usenix.org/conference/ usenixsecurity24/presentation/yoo
- [79] Chaoliang Zeng, Layong Luo, Teng Zhang, Zilong Wang, Luyang Li, Wenchen Han, Nan Chen, Lebing Wan, Lichao Liu, Zhipeng Ding, et al. 2022. Tiara: A

scalable and efficient hardware acceleration architecture for stateful layer-4 load balancing. In 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22). 1345–1358.

- [80] Menghao Zhang, Guanyu Li, Shicheng Wang, Chang Liu, Ang Chen, Hongxin Hu, Guofei Gu, Qianqian Li, Mingwei Xu, and Jianping Wu. 2020. Poseidon: Mitigating volumetric ddos attacks with programmable switches. In *the 27th Network and Distributed System Security Symposium (NDSS 2020).*
- [81] Dong Zhou, Bin Fan, Hyeontaek Lim, Michael Kaminsky, and David G Andersen. 2013. Scalable, high performance ethernet forwarding with cuckooswitch. In Proceedings of the ninth ACM conference on Emerging networking experiments and technologies. 97–108.
- [82] Jiasheng Zhou, Lin He, Yifan Yang, Xiaoyi Shi, Daguo Cheng, Jinlong E, Ying Liu, and Dong Zhang. 2025. 6Map: Enabling Fast Active IPv6 Address Discovery with Programmable Switches. In Proceedings of the 44th IEEE Conference on Computer Communications (INFOCOM) (May 19–22). London, United Kingdom.

A Cost Comparison

Table 2: Cost Comparison

| | Bandwidth | Price | Bandwidth/Price |
|------------------------|-----------|----------|-----------------|
| Tofino ¹ | 3.2Tbps | \$10,020 | 0.32Gbps/\$ |
| Agilio ² | 40Gbps×2 | \$703 | 0.11Gbps/\$ |
| BlueField ³ | 400Gbps | \$4,030 | 0.10Gbps/\$ |

We have collected and analyzed a comparison of throughput and cost between Tofino switches and two commonly used SmartNICs. The results in Table 2 indicate that, for processing equivalent traffic volumes, the cost of SmartNICs is significantly higher than that of programmable switches.

B Table Arrangement



Figure 7: Table Arrangement

Since the same stage in the ingress pipeline and the egress pipeline share resources, and the limited SRAM prevents us from expanding the connection capacity, we specially allocated the tables described above to make full use of the in-switch memory. Figure 7 shows the table arrangement of Miresga using a typical 12-stage programmable switch as an example. Since some tables do not occupy all the SRAM in a stage, our design integrates these tables and places them in a single stage. In the first two stages, we combine VIP Table I, DIP Table I, and DIP Table II. We arrange the Forwarding Tables at the last stage of the ingress pipeline. Since multiple cases arise in the Packet Steering module, we need to perform preprocessing, which we place in the second-to-last stage. The remaining stages are allocated to the Connection Query module. Through this design, we maximize the SRAM block size allocated for the Offloaded Connection Table.

¹According to https://www.colfaxdirect.com/store/pc/viewPrd.asp?idproduct=3485& idcategory=0 on December 5th, 2024.

²According to https://www.colfaxdirect.com/store/pc/viewPrd.asp?idproduct=3018 on December 5th, 2024.

³According to https://www.shi.com/product/46801187/NVIDIA-BLUEFIELD-3-B3210E-E-SERIES-FHHL-DPU on December 5th, 2024.

WWW '25, April 28-May 2, 2025, Sydney, NSW, Australia

C Other Protocol Discussion

In this section, we discuss the differences of Miresga when using protocols other than HTTP 1.0.

Unlike HTTP 1.0, HTTP 1.1 [28] allows a single TCP connection to be reused for multiple requests, and these requests may need to be forwarded to different servers. In the programmable switch, Miresga can detect the presence of the content of the application layer in a packet by comparing the total length field in the IP header with the calculated header length obtained from the sum of the IP header length and the TCP header length. Therefore, when a packet with the application layer data is received from the client, the programmable switch will send the packet to the front-end server to check if the destination server needs to be changed. If the server to which the client is connected changes, Miresga simply closes the old connection, establishes a new connection with the new server, and then modifies the corresponding entry in the Offloaded Connection Table if needed.

To avoid head-of-line blocking, HTTP 2.0 [15] and SPDY [14] propose out-of-order delivery of responses. We can still forward the packets by adjusting the IP/TCP header correctly. However, our design does not fully support multiplexing, especially when we intend to route different requests to different servers, as we need to establish connections with multiple servers simultaneously. In fact, this poses a challenge for any design of the L7 load balancing because we can not support frames from multiple different streams within a single packet. Essentially, we are transmitting data across multiple connections, contradicting the principle of multiplexing, where multiple data transfers are completed within a single connection. Therefore, if we receive multiple requests at the same time, we will cache these requests. After the first request is completed, Miresga closes the old connection, establishes the new connection, and sends the next request. However, if all requests can be directed to a single server for processing, no modifications to the design are needed. The design of adjusting IP/TCP headers would still facilitate data migration.

QUIC [46] uses UDP rather than TCP as the transport layer protocol. However, QUIC encrypts its header so that we can't use the eBPF program to modify the header. We leave that for future work.

D Retransmission



Figure 8: Retransmission Example

Miresga utilizes the client and server's retransmission mechanism to handle possible packet loss. Miresga does not need to consider packet loss from the client or server side, as the client or server will automatically retransmit packets if no response is received within the timeout period. The Packet Processor will handle only the retransmitted packets. Thus, Miresga only needs to address the potential loss of packets sent by the front-end server or the programmable switch. Figure 8 illustrates how we handle retransmissions. Since we want to lighten the load of the front-end server, we prefer the front-end server not to actively decide whether to retransmit outgoing packets but rather to make this decision passively based on whether duplicate packets are received. Miresga stores the last packet received and the last packet sent for each flow. Whenever a packet is received, Miresga first checks if the received packet is the same as the last received packet. If it is, Miresga simply resends the last sent packet. Through this method, Miresga achieves a passive retransmission mechanism.